FAE Support FAE Support

Service

FAE Support

FAE Technical Support

Field-savvy FAEs and sales representatives will suggest the best solution. Fae participated from the stage of specification review for productization. In addition to close relationships with semiconductor manufacturers, we propose solutions from both hardware and software sides and conduct thorough design activities. In addition to project management, we provide FAE support that combines evaluation and verification, quality and environmental support, etc.

Figure
Vendor
Since our founding in 1946, we have worked together with our suppliers to deliver better products, information, and services to the world. In addition, we have been expanding our products by constantly developing new products.
Midoriya Electric Co., Ltd.
In collaboration with expert engineers and sales representatives, we provide optimal solutions to your challenges. In addition, we provide various technical consultations, from consulting and after-sales service during product development design.
Our customers
We will sincerely face customers in a wide range of fields that support the sustainable development of society, share issues, and formulate and implement measures to solve problems.
Figure

ASIC・FPGA Entrusted Development

Utilizing technical information, networks, and extensive development experience, we respond to various requests such as ASIC contract design development from specifications, ASIC development interface support between customers and manufacturers, and contract design of FPGAs and evaluation boards.

Development flow

Figure

Development flow

ASIC Development Overview

ASIC Development Overview

  • ASIC circuit design/signoff verification, vendor interface
  • Compatible with gate arrays, cell-based ICs, and embedded arrays
  • ASIC prototype development work at FPGA (XILINX, ALTERA)
  • Providing printed circuit board development, board assembly, and completion modules
  • Various design tools possessed (Cadence Simulator, Synopsys logical synthesis tools, etc.)
Interface level
Specifications I/F Specification pass development
Schematic I/F Drawing passing development (schematic + test vector)
RTL I/F RTL pass development (RTL description (verified) + testbench)
FPGA I/F FPGA data passing development (RTL or schematic + test vector or testbench)
Netlist I/F Specification pass development (netlist + tester pattern or VCD file)

ASIC Development Environment

ASIC Development Environment

Schematic input: Work V
eil (PC version) Simulator : NC-Verilog,Verilog-XL、
ModelSim SE Debugge
r : Verdi Sign Off Tool : VSO (Toshiba Veril
og Sign Off) Logical Synthesis Tool: De
sign Compiler Analysis Tool: Prime T
ime FPGA : ALTERA、XILINX

Development interface

Data / Materials Specifications I/F Schematic I/F RTL I/F Netlist I/F Remarks
Feature Overview Block Diagram The
Feature description The
Simulation specifications The Description of operation confirmation items during simulation
Logical circuit drawings The Logically validated at the gate level
Test The The Test interface language patterns or VCD files
RTL source file The Verilog-HDL/VHDL format, logical validated
Testbench The Verilog-HDL/VHDL format, logical validated, verifiable
RTLsim output value file The Comparison of output values between RTLSim and gate level Sim for logical verification
Netlist The Verilog-HDL/VHDL format, logical validated
Hierarchy tree diagram The The Hierarchical location of each design data
Test settings The The The
Clock information The The The The Hierarchical location of each design data
Internal/external timing specifications The The The The Logic synthesis / for scripting STA
External terminal array diagram The The The The Buffer type for each terminal is also described.
External output terminal load capacity information The The The The Used in logical synthesis / real-time operation Sim

Development interface

About test data/test benches

About test data/test benches

Two types of test data/testbench are required:

  • Because it is for LSI tester evaluation for failure detection / function confirmation, there are some restrictions on data creation.
  • There are no restrictions on data creation because it is used for simulation on a tool for confirming actual operation.

Contact Us

For inquiries and consultations, please contact
Please use the dedicated form.